2E1 ( 75ohm) to ETH(10/100M) DC48V Protocol Converter
FOB Price :
QTY:
Price
Supply Ability : 3000PCS/ Week
Quantity:
-
+
Total Cost :
Unverified Supplier
Packing Information
Pcs/Carton: 20
Packing Size/Carton:505*420*575
Packing Vol/Carton: 0.13 m³
N.W./Carton: N/A
G.W./Carton: 26.0 kg
QTY in 40HQ: N/A
QTY in 40GP: N/A
QTY in 20GP: N/A
2E1-1FE interface Converter
Overview
This interface converter is based on FPGA, using reverse direction multiplexing technology to bundle for multiple E1 circuits to transmit the Ethernet data of 1Channel 100BASE-TX. It can realize 1~2 E1 channel to convert between Ethernet optical interface. This device can transmit the transceiver signal point to point to Ethernet optical interface to make E1 channels interconnected with Ethernet optical interface. Unlike general remote network bridge, this device can support 1-2Channel E1 channel configuration, can automatically detect the number of E1 and select the E1 available. It allows E1 lines transmission time delay difference.
Features
Based on self -copyright IC
To achieve Ethernet data transparent transmission in 1-2E1 circuits
Can realize the local and the remote device reset
Ethernet Interface is 100BASE-FX, support VLAN protocol
Inter-set dynamic Ethernet MAC address (4,096) with local data frame filtering function
Single Channel lines rate is 1984Kbit/s, 2Channel Bandwidth is up to 3968Kbit/s
Support all set of Ethernet Work Mode
CRC automatic alarm threshold can be set to isolate the poor quality transmission lines and cut off a single-direction. When 2M branch circuit one direction error rate exceeds threshold, cutting off this direction the other direction is not affected; that is to say, both of the Ethernet direction transmission can be asymmetric
Allow 2Channel E1 transmission time delay difference 100ms. When the margin exceed the allowed range, the system can automatically stop on the E1 that time delay is too large to send data
E1 interface conform to ITU-T G.703, G.704 and G.823, not support the use of signal timeslot
E1 interface module with inter-set clock recovery circuit and HDB3 code circuit
Support E1 channel hot-plug in the device, and automatically detects the effective
channel and will not interrupt data transmission
Can support 1-2Channel E1 channel configuration, can automatically detect the number of E1 and select the E1 available;
Parameters
E1 Interface
Interface Standard: comply with protocol G.703;
Interface Rate: n*64Kbps±50ppm;
Interface Code: HDB3;
E1 Impedance: 75Ω (unbalance), 120Ω (balance);
Jitter tolerance: In accord with protocol G.742 and G.823